HW-Time-Slice Firmware-Filter Software vx2740 Steering Module Reports MVM MVM Vexos MVM-Bug listing MVM TRIUMF Local DS Prototype DS Cryogenic For Shifters BCIT-31 ChronoBox Run Operation DS-DAQ
  CERN DS-Proto0 read-only backup, Page 8 of 8  Not logged in ELOG logo
ID Date Author Type Categorydown Subject Text Attachments
  5   11 Jan 2019 11:07 ThomasRoutineDigitizerData corruption for ADC channelsI modified the analyzer so that it shows data
from all four modules.
 dsproto_corrupt.gif 
  7   21 Jan 2019 13:05 Thomas, PierreRoutineDigitizerTests of V1725 baseline and triggeringA little progress on a couple fronts:

1) We got the baseline DAC setting working
  
  15   05 Mar 2019 10:36 ThomasRoutineDigitizerSwitched to standard V1725 firmwareIt turns out that the ZLE V1725 firmware we
are using only supports reading out up to
4000 samples per channel.
  
  70   05 Nov 2019 01:22 Ben SmithConfigurationDigitizerV1725 board configThe V1725s have been changed to have board
config 0x50 rather than 0x10. This means
that they will now trigger on the leading
  
  114   11 Nov 2019 00:47 Yi / EdgarProblem FixedDigitizerProblem fixed by restarting the VME crate    
  119   12 Nov 2019 00:16 Yi WangProblemDigitizerV1725 error, runs keep crashing09:15:33.955 2019/11/12 [feov1725MTI00,ERROR]
[feoV1725.cxx:663:link_thread,ERROR] Exiting
thread 3 with error
  
  120   12 Nov 2019 00:23 Ben SmithProblemDigitizerV1725 error, runs keep crashingIt looks like there's a memory leak in the
high voltage driver, and we were running
out of memory (using a lot of swap). That
  
  32   12 Jul 2019 01:27 Marco RescignoConfiguration MB1 test in proto-0 setup/1Changed custom size to 500 (20 us), tested
ok run 681
  
ELOG V3.1.4-cb3afcd8