HW-Time-Slice Firmware-Filter Software vx2740 Steering Module Reports MVM MVM Vexos MVM-Bug listing MVM TRIUMF Local DS Prototype DS Cryogenic For Shifters BCIT-31 ChronoBox Run Operation DS-DAQ
  CERN DS-Proto0 read-only backup, Page 8 of 8  Not logged in ELOG logo
Entry  12 Nov 2019 00:24, Yi Wang, Routine, General, Morning data taking 
Entry  13 Nov 2019 00:08, Yi Wang, Routine, General, Morning data taking 
Entry  15 Nov 2019 00:19, Yi Wang, Routine, General, Laser run 
Entry  16 Nov 2019 01:57, Yi Wang, Routine, General, Dual phase data taking proposed by Marco 
Entry  17 Nov 2019 00:48, Yi Wang, Routine, General, dual phase data taking Screenshot_from_2019-11-17_11-02-26.png
Entry  17 Nov 2019 02:23, Yi Wang, Routine, General, dual phase data taking 
Entry  14 Nov 2019 04:03, Yi/Edgar/Sam, Routine, General, Noise data taking 
Entry  07 Nov 2019 02:07, Yi/Marco/Andrea, Routine, General, morning data taking, purity check 
ELOG V3.1.4-cb3afcd8