Ð þíP²8N((ŠMð Freescale i.MX53 Evaluation Kit!fsl,imx53-evkfsl,imx53chosenaliases#,/soc/aips@50000000/serial@53fbc000#4/soc/aips@50000000/serial@53fc00001" 4disabledssi@63fcc000!fsl,imx53-ssifsl,imx21-ssi™cüÀ@0¨· 4disabledaudmux@63fd0000"!fsl,imx53-audmuxfsl,imx31-audmux™cý@ 4disablednand@63fdb000!fsl,imx53-nand™cý°÷ÿ< 4disabledssi@63fe8000!fsl,imx53-ssifsl,imx21-ssi™cþ€@`2¨·/.-, 4disabledethernet@63fec000!fsl,imx53-fecfsl,imx25-fec™cþÀ@W*** ipgahbptp4okay;defaultI[rmii dtve@63ff0000!fsl,imx53-tve™cÿ\Et tvedi_sel 4disabledleds !gpio-ledsgreen ˜Heartbeat V theartbeat #address-cells#size-cellsmodelcompatibleserial0serial1serial2serial3serial4gpio0gpio1gpio2gpio3gpio4gpio5gpio6i2c0i2c1i2c2device_typereginterrupt-controller#interrupt-cellslinux,phandleclock-frequencyinterrupt-parentranges#crtc-cellsinterruptsclocksclock-namesresetsbus-widthstatuspinctrl-namespinctrl-0cd-gpioswp-gpiosfsl,spi-num-chipselectscs-gpiosspi-max-frequencylabelread-onlyfsl,fifo-depthfsl,ssi-dma-eventsfsl,usbmiscfsl,usbphy#index-cellsgpio-controller#gpio-cellsfsl,pinsgprcrtcs#pwm-cells#reset-cells#clock-cellsfsl,sdma-ram-script-namephy-modephy-reset-gpioslinux,default-trigger