Ð þí+ä8)4(°(ü V2P-CA157= arm,vexpress,v2p-ca15,tc1arm,vexpress,v2p-ca15arm,vexpress+<Kchosenaliases/W/smb/motherboard/iofpga@3,00000000/uart@090000/_/smb/motherboard/iofpga@3,00000000/uart@0a0000/g/smb/motherboard/iofpga@3,00000000/uart@0b0000/o/smb/motherboard/iofpga@3,00000000/uart@0c0000.w/smb/motherboard/iofpga@3,00000000/i2c@160000.|/smb/motherboard/iofpga@3,00000000/i2c@030000cpus<Kcpu@0cpu arm,cortex-a15cpu@1cpu arm,cortex-a15memory@80000000memory€@hdlcd@2b000000 arm,hdlcd+ ‘Uœ£pxlclkmemory-controller@2b0a0000 arm,pl341arm,primecell+ œ £apb_pclkwdt@2b060000 arm,sp805arm,primecell ¯disabled+ ‘bœ £apb_pclkinterrupt-controller@2c001000% arm,cortex-a15-gicarm,cortex-a9-gic¶<Ç@,, ,@ ,`  ‘ Üâmemory-controller@7ffd0000 arm,pl354arm,primecellý‘VWœ £apb_pclkdma@7ffb0000 arm,pl330arm,primecellû<‘\XYZ[œ £apb_pclktimer arm,armv7-timer0‘   pmu arm,cortex-a15-pmu‘DEdcc arm,vexpress,config-busêosc@0 arm,vexpress-oscúð€“‡)6oscclk0osc@4 arm,vexpress-osc1-bZ)6oscclk4osc@5 arm,vexpress-oscjep Õ³@)6oscclk5Üâosc@6 arm,vexpress-osc1-úð€)6oscclk6Üâosc@7 arm,vexpress-osc1-“‡)6oscclk7Üâosc@8 arm,vexpress-oscbZbZ)6oscclk8volt@0 arm,vexpress-voltICoresX 5pˆœCoresamp@0 arm,vexpress-ampœCorestemp@0 arm,vexpress-tempœDCCpower@0 arm,vexpress-power œCoresenergy@0 arm,vexpress-energy œCoressmb simple-bus<Kx¢ ¶ ©?´¼            !!""##$$%%&&''(())**motherboardV2M-P1Êrs1 arm,vexpress,v2m-p1simple-bus<K¶¢flash@0,00000000 arm,vexpress-flashcfi-flashÝpsram@1,00000000 arm,vexpress-psrammtd-ram Ývram@2,00000000 arm,vexpress-vram €ethernet@2,02000000 smsc,lan9118smsc,lan9115 ‘èmiiñþ&4usb@2,03000000 nxp,usb-isp1761 ‘Diofpga@3,00000000 arm,amba-bussimple-bus<K¢ sysreg@010000 arm,vexpress-sysregN^Üâsysctl@020000 arm,sp810arm,primecell œ£refclktimclkapb_pclk)06timerclken0timerclken1timerclken2timerclken3Ü â i2c@030000 arm,versatile-i2c<Kpcie-switch@60 idt,89hpes32h8`aaci@040000 arm,pl041arm,primecell‘ œ £apb_pclkmmci@050000 arm,pl180arm,primecell‘  j s|·Šœ £mclkapb_pclkkmi@060000 arm,pl050arm,primecell‘ œ £KMIREFCLKapb_pclkkmi@070000 arm,pl050arm,primecell‘ œ £KMIREFCLKapb_pclkuart@090000 arm,pl011arm,primecell ‘œ £uartclkapb_pclkuart@0a0000 arm,pl011arm,primecell ‘œ £uartclkapb_pclkuart@0b0000 arm,pl011arm,primecell ‘œ £uartclkapb_pclkuart@0c0000 arm,pl011arm,primecell ‘œ £uartclkapb_pclkwdt@0f0000 arm,sp805arm,primecell‘œ£wdogclkapb_pclktimer@110000 arm,sp804arm,primecell‘œ £timclken1timclken2apb_pclktimer@120000 arm,sp804arm,primecell‘œ  £timclken1timclken2apb_pclki2c@160000 arm,versatile-i2c<Kdvi-transmitter@39 sil,sii9022-tpisil,sii90229dvi-transmitter@60 sil,sii9022-cpisil,sii9022`rtc@170000 arm,pl031arm,primecell‘œ £apb_pclkcompact-flash@1a0000 arm,vexpress-cfata-generic–clcd@1f0000 arm,pl111arm,primecell‘œ £clcdclkapb_pclkfixedregulator@0 regulator-fixedI3V3X2Z p2Z ˆÜâclk24mhz fixed-clock) n6 6v2m:clk24mhzÜ â refclk1mhz fixed-clock) B@6v2m:refclk1mhzÜârefclk32khz fixed-clock) €6v2m:refclk32khzÜâmcc arm,vexpress,config-busêosc@0 arm,vexpress-osc}x@“‡) 6v2m:oscclk0osc@1 arm,vexpress-oscjepÈîà) 6v2m:oscclk1Ü â osc@2 arm,vexpress-oscn6n6) 6v2m:oscclk2Ü â volt@0 arm,vexpress-voltIVIOˆœVIOtemp@0 arm,vexpress-tempœMCCreset@0 arm,vexpress-resetmuxfpga@0 arm,vexpress-muxfpgashutdown@0 arm,vexpress-shutdownreboot@0 arm,vexpress-reboot dvimode@0 arm,vexpress-dvimode  modelarm,hbiarm,vexpress,sitecompatibleinterrupt-parent#address-cells#size-cellsserial0serial1serial2serial3i2c0i2c1device_typereginterruptsclocksclock-namesstatus#interrupt-cellsinterrupt-controllerlinux,phandlearm,vexpress,config-bridgearm,vexpress-sysreg,funcfreq-range#clock-cellsclock-output-namesregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onlabelrangesinterrupt-map-maskinterrupt-maparm,v2m-memory-mapbank-widthphy-modereg-io-widthsmsc,irq-active-highsmsc,irq-push-pullvdd33a-supplyvddvario-supplyport1-otggpio-controller#gpio-cellscd-gpioswp-gpiosmax-frequencyvmmc-supplyreg-shiftclock-frequency