Ð þí ô8 t(€ <Altera SOCFPGA VT!altr,socfpga-vtaltr,socfpgachosen,console=ttyS0,57600aliases5/soc/stmmac@ff700000?/soc/serial0@ffc02000G/soc/serial1@ffc03000O/soc/timer0@ffc08000V/soc/timer1@ffc09000]/soc/timer2@ffd00000d/soc/timer3@ffd01000memorykmemoryw@cpuscpu@0!arm,cortex-a9kcpuw{cpu@1!arm,cortex-a9kcpuw{intc@fffed000!arm,cortex-a9-gicŒwÿþÐÿþÁ²¸soc !simple-busksocÀÑamba !arm,amba-busÑpdma@ffe01000!arm,pl330arm,primecellwÿà Ø´ãîü stmmac@ff7000000!altr,socfpga-stmmacsnps,dwmac-3.70asnps,dwmacwÿp  Øs macirq&gmiil2-cache@fffef000!arm,pl310-cachewÿþð Ø&/=²¸timer@fffec600!arm,cortex-a9-twd-timerwÿþÆ Ø timer0@ffc08000!snps,dw-apb-timer-sp اwÿÀ€IjÏÀtimer1@ffc09000!snps,dw-apb-timer-sp بwÿÀIjÏÀtimer2@ffd00000!snps,dw-apb-timer-osc Ø©wÿÐIjÏÀtimer3@ffd01000!snps,dw-apb-timer-osc تwÿÐIjÏÀserial0@ffc02000!snps,dw-apb-uartwÿÀ  Ø¢YcIp€serial1@ffc03000!snps,dw-apb-uartwÿÀ0 Ø£YcIp€rstmgr@ffd05000 !altr,rst-mgrwÿÐPsysmgr@ffd08000 !altr,sys-mgrwÿЀ@pÿЀ #address-cells#size-cellsmodelcompatiblebootargsethernet0serial0serial1timer0timer1timer2timer3device_typeregnext-level-cache#interrupt-cellsinterrupt-controllerlinux,phandleinterrupt-parentrangesinterrupts#dma-cells#dma-channels#dma-requestsinterrupt-namesmac-addressphy-modecache-unifiedcache-levelclock-frequencyreg-shiftreg-io-widthcpu1-start-addr