Ð þí Ö8 ´(" |nvidia,plutonvidia,tegra114&'7NVIDIA Tegra114 Pluto evaluation boardchosenaliasesmemory=memoryI€@interrupt-controllerarm,cortex-a15-gicM^ IPP P@ P`  s ~„timer@60005000+nvidia,tegra114-timernvidia,tegra20-timerI`PHs)*yzclock(nvidia,tegra114-car, nvidia,tegra30-carI``Œahb'nvidia,tegra114-ahbnvidia,tegra30-ahbI`ÀL~„gpio)nvidia,tegra114-gpionvidia,tegra30-gpioI`Ð`s !"#7WY}™¥M^pinmuxnvidia,tegra114-pinmuxIphHp0 serial@70006000)nvidia,tegra114-uartnvidia,tegra20-uartIp`@µ s$ ¿disabledserial@70006040)nvidia,tegra114-uartnvidia,tegra20-uartIp`@@µ s% ¿disabledserial@70006200)nvidia,tegra114-uartnvidia,tegra20-uartIpbµ s. ¿disabledserial@70006300)nvidia,tegra114-uartnvidia,tegra20-uartIpcµ sZ¿okayÆQ–rtc'nvidia,tegra114-rtcnvidia,tegra20-rtcIpà spmc'nvidia,tegra114-pmcnvidia,tegra30-pmcIpäÖiommu)nvidia,tegra114-smmunvidia,tegra30-smmuIpð,pñðpò(tîü@†Yþcpuscpu@0=cpuarm,cortex-a15Icpu@1=cpuarm,cortex-a15Icpu@2=cpuarm,cortex-a15Icpu@3=cpuarm,cortex-a15Itimerarm,armv7-timer0s    #address-cells#size-cellscompatibleinterrupt-parentmodeldevice_typereg#interrupt-cellsinterrupt-controllerinterruptslinux,phandle#clock-cells#gpio-cellsgpio-controllerreg-shiftstatusclock-frequencynvidia,invert-interruptnvidia,#asidsdma-windownvidia,swgroupsnvidia,ahb