




**T2K FEB64 - APD Inputs**


Revision <b>2</b>	Drawing # 10		<b>TRIUMF</b> 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3	
	Sheet #: 10 of 16	Size: A		
	Drawn by: D.Bishop	Date: 10/12/2008		
File: G:\AHW\T2K\T2K FEB64\Rev2\T2K FEB Rev2 - APD Inputs.SchDoc				5:10:18 PM

Component	AD8002ARM ( $\mu$ SOIC)						
	Gain						
	-10	-2	-1	+1	+2	+10	+100
$R_F$ ( $\Omega$ )	499	499	590	1000	681	499	1000
$R_G$ ( $\Omega$ )	49.9	249	590	-	681	54.9	10
$R_{BT}$ (Nominal) ( $\Omega$ )	49.9	49.9	49.9	49.9	49.9	49.9	49.9
$R_C$ ( $\Omega$ )*				75	75	0	0
$R_S$ ( $\Omega$ )	49.9	49.9	49.9				
$R_T$ (Nominal) ( $\Omega$ )	-	61.9	49.9	49.9	49.9	49.9	49.9
Small Signal BW (MHz)	270	400	410	600	450	170	19
0.1 dB Flatness (MHz)	60	100	100	35	70	35	3

\* $R_C$  is recommended to reduce peaking, and minimizes input reflections at frequencies above 300 MHz. However,  $R_C$  is not required.





**T2K FEB64 - Charge SUM Amplifier**


<b>2</b>	Revision	Drawing # 11	TRIUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3	
	Sheet #:	11 of 16		
	Drawn by:	D. Bishop	Date:	10/12/2008
File:				G:\AHW\T2K\T2K_FEB64\Rev2\T2K_FEB_Rev2 - Analog SUM.SCHDOC
				5:10:18 PM

Component	AD8002ARM ( $\mu$ SOIC)						
	Gain						
	-10	-2	-1	+1	+2	+10	+100
$R_F$ ( $\Omega$ )	499	499	590	1000	681	499	1000
$R_G$ ( $\Omega$ )	49.9	249	590	-	681	54.9	10
$R_{BT}$ (Nominal) ( $\Omega$ )	49.9	49.9	49.9	49.9	49.9	49.9	49.9
$R_C$ ( $\Omega$ )*				75	75	0	0
$R_S$ ( $\Omega$ )	49.9	49.9	49.9				
$R_T$ (Nominal) ( $\Omega$ )	-	61.9	49.9	49.9	49.9	49.9	49.9
Small Signal BW (MHz)	270	400	410	600	450	170	19
0.1 dB Flatness (MHz)	60	100	100	35	70	35	3

\* $R_C$  is recommended to reduce peaking, and minimizes input reflections at frequencies above 300 MHz. However,  $R_C$  is not required.





**T2K FEB64 - Charge SUM Amplifier**


<b>2</b>	Revision	Drawing # 11	Size: A	TRIUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3	
	Sheet #:	11 of 16			
Drawn by: D. Bishop		Date: 10/12/2008			
File: G:\AHW\T2K\T2K FEB64\Rev2\T2K FEB Rev2 - Analog SUM.SCHDOC					5:10:19 PM

Component	AD8002ARM ( $\mu$ SOIC)						
	Gain						
	-10	-2	-1	+1	+2	+10	+100
$R_F$ ( $\Omega$ )	499	499	590	1000	681	499	1000
$R_G$ ( $\Omega$ )	49.9	249	590	-	681	54.9	10
$R_{BT}$ (Nominal) ( $\Omega$ )	49.9	49.9	49.9	49.9	49.9	49.9	49.9
$R_C$ ( $\Omega$ )*				75	75	0	0
$R_S$ ( $\Omega$ )	49.9	49.9	49.9				
$R_T$ (Nominal) ( $\Omega$ )	-	61.9	49.9	49.9	49.9	49.9	49.9
Small Signal BW (MHz)	270	400	410	600	450	170	19
0.1 dB Flatness (MHz)	60	100	100	35	70	35	3

\* $R_C$  is recommended to reduce peaking, and minimizes input reflections at frequencies above 300 MHz. However,  $R_C$  is not required.





**T2K FEB64 - Charge SUM Amplifier**


<b>2</b>	Revision	Drawing # 11	Size: A	Date: 10/12/2008	<b>TRIUMF</b> 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3	
	Sheet #:	11 of 16				
Drawn by: D. Bishop						
File: G:\AHW\T2K\T2K_FEB64\Rev2\T2K_FEB_Rev2 - Analog SUM.SCHDOC						5:10:19 PM

Component	AD8002ARM ( $\mu$ SOIC)						
	Gain						
	-10	-2	-1	+1	+2	+10	+100
$R_F$ ( $\Omega$ )	499	499	590	1000	681	499	1000
$R_G$ ( $\Omega$ )	49.9	249	590	-	681	54.9	10
$R_{BT}$ (Nominal) ( $\Omega$ )	49.9	49.9	49.9	49.9	49.9	49.9	49.9
$R_C$ ( $\Omega$ )*				75	75	0	0
$R_S$ ( $\Omega$ )	49.9	49.9	49.9				
$R_T$ (Nominal) ( $\Omega$ )	-	61.9	49.9	49.9	49.9	49.9	49.9
Small Signal BW (MHz)	270	400	410	600	450	170	19
0.1 dB Flatness (MHz)	60	100	100	35	70	35	3

\* $R_C$  is recommended to reduce peaking, and minimizes input reflections at frequencies above 300 MHz. However,  $R_C$  is not required.





**T2K FEB64 - Charge SUM Amplifier**


Revision <b>2</b>	Drawing #	11	TRIUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3	
	Sheet #:	11 of 16		
Drawn by:		D. Bishop	Date:	10/12/2008
File: G:\AHW\T2K\T2K FEB64\Rev2\T2K FEB Rev2 - Analog SUM.SCHDOC				
				5:10:19 PM

Component	AD8002ARM ( $\mu$ SOIC)						
	Gain						
	-10	-2	-1	+1	+2	+10	+100
$R_F$ ( $\Omega$ )	499	499	590	1000	681	499	1000
$R_G$ ( $\Omega$ )	49.9	249	590	-	681	54.9	10
$R_{BT}$ (Nominal) ( $\Omega$ )	49.9	49.9	49.9	49.9	49.9	49.9	49.9
$R_C$ ( $\Omega$ )*				75	75	0	0
$R_S$ ( $\Omega$ )	49.9	49.9	49.9				
$R_T$ (Nominal) ( $\Omega$ )	-	61.9	49.9	49.9	49.9	49.9	49.9
Small Signal BW (MHz)	270	400	410	600	450	170	19
0.1 dB Flatness (MHz)	60	100	100	35	70	35	3

\* $R_C$  is recommended to reduce peaking, and minimizes input reflections at frequencies above 300 MHz. However,  $R_C$  is not required.





**T2K FEB64 - Charge SUM Amplifier**


<b>2</b>	Revision	Drawing # 11	Size: A	Date: 10/12/2008	TRIUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3	
	Sheet #:	11 of 16				
Drawn by: D. Bishop						
File: G:\AHW\T2K\T2K_FEB64\Rev2\T2K_FEB_Rev2 - Analog SUM.SCHDOC						5:10:19 PM

Component	AD8002ARM ( $\mu$ SOIC)						
	Gain						
	-10	-2	-1	+1	+2	+10	+100
$R_F$ ( $\Omega$ )	499	499	590	1000	681	499	1000
$R_G$ ( $\Omega$ )	49.9	249	590	-	681	54.9	10
$R_{BT}$ (Nominal) ( $\Omega$ )	49.9	49.9	49.9	49.9	49.9	49.9	49.9
$R_C$ ( $\Omega$ )*				75	75	0	0
$R_S$ ( $\Omega$ )	49.9	49.9	49.9				
$R_T$ (Nominal) ( $\Omega$ )	-	61.9	49.9	49.9	49.9	49.9	49.9
Small Signal BW (MHz)	270	400	410	600	450	170	19
0.1 dB Flatness (MHz)	60	100	100	35	70	35	3

\* $R_C$  is recommended to reduce peaking, and minimizes input reflections at frequencies above 300 MHz. However,  $R_C$  is not required.





**T2K FEB64 - Charge SUM Amplifier**

<b>2</b>	Revision	Drawing # 11	Size: A	TRIUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3	
	Sheet #:	11 of 16			
Drawn by: D. Bishop		Date: 10/12/2008			
File: G:\AHW\T2K\T2K_FEB64\Rev2\T2K_FEB_Rev2 - Analog SUM.SCHDOC					5:10:19 PM




Component	AD8002ARM ( $\mu$ SOIC)						
	Gain						
	-10	-2	-1	+1	+2	+10	+100
$R_F$ ( $\Omega$ )	499	499	590	1000	681	499	1000
$R_G$ ( $\Omega$ )	49.9	249	590	-	681	54.9	10
$R_{BT}$ (Nominal) ( $\Omega$ )	49.9	49.9	49.9	49.9	49.9	49.9	49.9
$R_C$ ( $\Omega$ )*	-	-	-	75	75	0	0
$R_S$ ( $\Omega$ )	49.9	49.9	49.9	-	-	-	-
$R_T$ (Nominal) ( $\Omega$ )	-	61.9	49.9	49.9	49.9	49.9	49.9
Small Signal BW (MHz)	270	400	410	600	450	170	19
0.1 dB Flatness (MHz)	60	100	100	35	70	35	3

\* $R_C$  is recommended to reduce peaking, and minimizes input reflections at frequencies above 300 MHz. However,  $R_C$  is not required.





**T2K FEB64 - Charge SUM Amplifier**


<b>2</b>	Revision	Drawing # 11	Size: A	Date: 10/12/2008	TRIUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3	
	Sheet #:	11 of 16				
Drawn by: D. Bishop						
File: G:\AHW\T2K\T2K_FEB64\Rev2\T2K_FEB_Rev2 - Analog SUM.SCHDOC						5:10:19 PM

Component	AD8002ARM ( $\mu$ SOIC)						
	Gain						
	-10	-2	-1	+1	+2	+10	+100
$R_F$ ( $\Omega$ )	499	499	590	1000	681	499	1000
$R_G$ ( $\Omega$ )	49.9	249	590	-	681	54.9	10
$R_{BT}$ (Nominal) ( $\Omega$ )	49.9	49.9	49.9	49.9	49.9	49.9	49.9
$R_C$ ( $\Omega$ )*				75	75	0	0
$R_S$ ( $\Omega$ )	49.9	49.9	49.9				
$R_T$ (Nominal) ( $\Omega$ )	-	61.9	49.9	49.9	49.9	49.9	49.9
Small Signal BW (MHz)	270	400	410	600	450	170	19
0.1 dB Flatness (MHz)	60	100	100	35	70	35	3


\* $R_C$  is recommended to reduce peaking, and minimizes input reflections at frequencies above 300 MHz. However,  $R_C$  is not required.




**T2K FEB64 - Charge SUM Amplifier**

<b>2</b>	Revision	Drawing # 11	<b>TRIUMF</b> 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3		
	Sheet #:	11 of 16			Size: A
	Drawn by:	D. Bishop			Date:
File: G:\AHW\T2K\T2K_FEB64\Rev2\T2K_FEB_Rev2 - Analog SUM.SCHDOC					
				5:10:19 PM	


SCA1 U1A  
AFTER ASIC















SCA1 U1B  
AFTER ASIC



SCA1 U1C  
AFTER ASIC







SCA1 U1D  
AFTER ASIC



Pin 37	Vdd_csag	9.83	CSA
Pin 157	Vdd_csag	9.83	
Pin 84	Vdd_csad	9.83	
Pin 124	Vdd_csad	9.83	
Pin 42	Vdd_crg	3.9	CR Filter
Pin 154	Vdd_crg	3.9	
Pin 82	Vdd_crd	3.9	
Pin 127	Vdd_crd	3.9	
Pin 45	Vdd_skg	1.9	SK Filter
Pin 152	Vdd_skg	1.9	
Pin 79	Vdd_skd	1.9	
Pin 129	Vdd_skd	1.9	
Pin 47	Vdd_g2g	6.881	Gain-2
Pin 150	Vdd_g2g	6.881	
Pin 77	Vdd_g2d	6.881	
Pin 131	Vdd_g2d	6.881	
Pin 50	Vdd	3.676	
Pin 144	Vdd	3.676	
Pin 66	Vdd	6.62	
Pin 136	Vdd	6.62	
Pin 62	Vdd	0.343	
Pin 65	Vdd	0	
Pin 72	Vdd_out	16.03	
Pin 126	Ipol_csad	0.2	
Pin 155	Ipol_csag	0.2	
Pin 69	Vgg1	2	
Pin 70	Vgg7	1	


130.41 260.818




**T2K FEB64 - AFTER ASIC**

Revision	Drawing#	12	TRUMF 4004 Westbrook Mall Vancouver, B.C. Canada V6T 2A3	
<b>2</b>	Sheet#	12 of 16		
Drawn by:		D.Bishop	Date:	10/12/2008
File:		G:\AHWT\T2K1T2K_FEB64\Rev2\T2K FEB_Rev2 - AFTER ASIC.SCHDOC		
				5:10:19 PM


SCA2 U1A  
AFTER ASIC














SCA2 U1B  
AFTER ASIC



SCA2 U1C  
AFTER ASIC










SCA2 U1D  
AFTER ASIC



Pin 37	Vdd_csag	9.83	CSA
Pin 157	Vdd_csag	9.83	
Pin 84	Vdd_csad	9.83	
Pin 124	Vdd_csad	9.83	
Pin 42	Vdd_crg	3.9	CR Filter
Pin 154	Vdd_crg	3.9	
Pin 82	Vdd_crd	3.9	
Pin 127	Vdd_crd	3.9	
Pin 45	Vdd_skg	1.9	SK Filter
Pin 152	Vdd_skg	1.9	
Pin 79	Vdd_skd	1.9	
Pin 129	Vdd_skd	1.9	
Pin 47	Vdd_g2g	6.881	Gain-2
Pin 150	Vdd_g2g	6.881	
Pin 77	Vdd_g2d	6.881	
Pin 131	Vdd_g2d	6.881	
Pin 50	Vdd	3.676	
Pin 144	Vdd	3.676	
Pin 66	Vdd	6.62	
Pin 136	Vdd	6.62	
Pin 62	Vdd	0.343	
Pin 65	Vdd	0	
Pin 72	Vdd_out	16.03	
Pin 126	lpol_csad	0.2	
Pin 155	lpol_csag	0.2	
Pin 69	Vgg1	2	
Pin 70	Vgg7	1	




130.41 260.818



**T2K FEB64 - AFTER ASIC**

Revision	Drawing#	12	TRUMF
2	Sheet #:	12 of 16	4004 Westbrook Mall
	Size:	B	Vancouver, B.C.
	Drawn by:	D.Bishop	Canada
	Date:	10/12/2008	V6T 2A3

File: G:\AHWT\T2K\_T2K\_FEB64\Rev2\T2K FEB\_Rev2 - AFTER ASIC.SCHDOC 5:10:19 PM



**HV7800**

Ordering Information		Thermal Resistance	
Device	Package Option	Package	$\theta_{JA}$
HV7800	5-Lead SOT-23	5-Lead SOT-23	191 °C/W
	HV7800K1-G		

*Note: Thermal testboard per JEDEC JESD51-7*

*G indicates package is RoHS compliant (\*Green)*

**Pin Configuration**

**Absolute Maximum Ratings**

Parameter	Value
$V_{IN}, V_{LOAD}^1$	-0.5V to +450V
$V_{OUT}^1$	-0.5V to +10V
$V_{SENSE}^2$	-0.5V to +5.0V
$I_{LOAD}$	±10mA
Operating ambient temperature	-40°C to +85°C
Operating junction temperature	-40°C to +125°C
Storage temperature	-65°C to +150°C

**Product Marking**

7AYW Y = Last Digit of Year Sealed  
W = Code for Week Sealed  
= "Green" Packaging

**PACKAGE/ORDER INFORMATION**


TOP VIEW	
SDA 1	8 V <sub>OUT</sub>
AD1 2	7 GND
AD2 3	6 AD0
SCL 4	5 V <sub>CC</sub>

MS8 PACKAGE  
8-LEAD PLASTIC MSOP  
 $T_{JMAX} = 125^{\circ}C, \theta_{JA} = 150^{\circ}C/W$

ORDER PART NUMBER	
LTC1669CMS8	LTC1669-8CMS8
LTC1669IMS8	LTC1669-8IMS8

**MS8 PART MARKING**




LTAHV	LTAHT
LTAHX	LTAHU



**PIN CONFIGURATIONS**

Figure 1. 5-Lead TSOT (UJ-5) and 5-Lead SOT-23 (RJ-5)




**Alternate OP Amps**  
LTC2054CSS#TRMPEF  
AD8628AUJZ-REEL7



**T2K FEB64: BIAS / Total Bias Current Sense**





Revision	Drawing #	13	TRUMF
2	Sheet #	13 of 16	4004 Westbrook Mall
	Drawn by:	D. Bishop	Vancouver, B.C.
	Date:	10/12/2008	Canada
			V6T 2A3

File: G:\AHWT\T2K1T2K\_FEB64\Rev2\T2K FEB\_Rev2 - 80 Volt Charge Pump.SCHDOC 5:10:20 PM








T2K FEB64 - 65M SPS ADC			
Revision	Drawing #	14	TRIUMF 4004 Westbrook Mall Vancouver, B.C. Canada V6T 2A3
<b>2</b>	Sheet #:	14 of 16	
Drawn by:		D.Bishop	Date: 10/12/2008
File: G:\AHW\T2K\T2K_FEB64\Rev2\T2K_FEB_Rev2 - 50MSPS_ADC.SCHDOC			
			5:10:20 PM





**In Compatible Versions**  
LTC2600: 16-Bits  
LTC2610: 14-Bits  
LTC2620: 12-Bits  
LTC1660: 10-Bits  
LTC1665: 8-Bits



**PACKAGE/ORDER INFORMATION**



<p>TOP VIEW</p> <p>GN PACKAGE 16-LEAD PLASTIC SSOP N PACKAGE 16-LEAD PDIP</p> <p>T<sub>JMAX</sub> = 125°C, θ<sub>JA</sub> = 150°C/W (GN) T<sub>JMAX</sub> = 125°C, θ<sub>JA</sub> = 100°C/W (N)</p>	<p>ORDER PART NUMBER</p> <p>LTC1665CGN LTC1665CN LTC1665IGN LTC1665IN LTC1660CGN LTC1660CN LTC1660IGN LTC1660IN</p>	
	<p>GN PART MARKING</p> <p>1665 1660 1665I 1660I</p>	

**T2K FEB64 - 64 Channel Bias Control**



Revision	Drawing# 15	TRUMF
<b>2</b>	Sheet# 15 of 16	4004 Wesbrook Mall
	Size: B	Vancouver, B.C.
	Drawn by: D.Bishop	Canada
	Date: 10/12/2008	V6T 2A3

File: G:\AHW\T2K\T2K\_FEB64\Rev2\T2K FEB\_Rev2 - 64 Channel Bias Control.SCH.DS:10:20 PM

EN\_BIASn[7..0] → EN\_BIASn[7..0]




BIAS\_SW[7..0] → BIAS\_SW[7..0]




**Panasonic**  
ideas for life

Super miniature design,  
SOP (2 Form A) 8-pin type.  
Controls load voltage  
350V, 400V.


**GU PhotoMOS**  
(AQW210S)



mm inch



× (H) 2.1 mm (W) .173× (L) .369× (H) .083 inch —approx. 38% of the volume and 66% of the footprint size of DIP type PhotoMOS Relays.



**2. Tape and reel**

The device comes standard in a tape and reel (1,000 pcs./reel) to facilitate automatic insertion machines.

**FEATURES**

**1. 2 channels in super miniature design**  
The device comes in a super-miniature SO package measuring (W) 4.4 × (L) 9.37

**3. Controls low-level analog signals**

PhotoMOS relays feature extremely low closed-circuit offset voltage to enable control of low-level analog signals without distortion.

**4. Low-level off state leakage current**

In contrast to the SSR with an off state leakage current of several milliamperes, the PhotoMOS relay features a very small off state leakage current of typ. 100 pA even with the rated load voltage of 400 V (AQW214S)

**TYPICAL APPLICATIONS**




- Telephones
- Measuring instruments
- Computer
- Industrial robots
- High-speed inspection machines.

**T2K FEB64 - 8 Channel Mosfet Switch**

Revision	Drawing #	16	TRIUMF 4004 Westbrook Mall Vancouver, B.C. Canada V6T 2A3	
<b>2</b>	Sheet #:	16 of 16		
		Drawn by:	D.Bishop	Date: 10/12/2008
File: G:\AHW\T2K\T2K_FEB64\Rev2\T2K_FEB_Rev2 - 8 Channel MOSFET Switch.SCH				


DD00:20 PM





### SCA1


T2K FEB\_Rev2 - AFTER ASIC.SCHDOC



SCA - Icc approx 130ma


### SCA2

T2K FEB\_Rev2 - AFTER ASIC.SCHDOC




SCA - Icc approx 130ma

### REF1













$V_{out} = 1.216V(1+R47/R49)$   
 $V_{out} = 1.216V(1.191) = 1.448 \text{ Volts}$   
 $V_{icm} = +60\mu A / -26\mu A$


T2K FEB64: SCA Interface			
Revision	Drawing #	2	<b>TRUMF</b> 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3
<b>2</b>	Sheet #	2 of 16	
Drawn by:	D.Bishop	Date:	
File:			G:\AHW\T2K\T2K_FEB64\Rev2\T2K FEB_Rev2 - SCA Interface.SCHDOC
			5:10:20 PM


























3.3V for 50MSPS ADC and SCA1,2




T2K FEB64 - Voltage Regulators - Volt/Curr Monitor


Revision	Drawing#	3	TRUMF	
<b>2</b>	Sheet#	3 of 16	4004 Wesbrook Mall	
	Size:	B	Vancouver, B.C.	
	Drawn by:	D. Bishop	Canada	
	Date:	10/12/2008	V6T 2A3	
File: G:\AHWT2K\T2K_FEB64\Rev2\T2K FEB_Rev2-Regulators.SCHDOC				5:10:20 PM

JTAG pinout compatible with  
Silicon Technologies  
USB DEBUG ADAPTER






T2K FEB64 - Charge Division			
Revision	Drawing#	5	TRUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3
<b>2</b>	Sheet#	5 of 16	
Drawn by:	D.Bishop	Date:	10/12/2008
File:			G:\AHWT\T2K_T2K_FEB64\Rev2\T2K FEB_Rev2 - Charge Division.SCHDOC
			5:10:20 PM




T2K FEB64 - Charge Division			
Revision	Drawing#	5	TRUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3
<b>2</b>	Sheet#	5 of 16	
Drawn by:		D.Bishop	Date: 10/12/2008
File: G:\AHWT\T2K\T2K_FEB64\Rev2\T2K FEB_Rev2 - Charge Division.SCHDOC			5:10:21 PM




T2K FEB64 - Charge Division			
Revision	Drawing#	5	TRUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3
<b>2</b>	Sheet#	5 of 16	
Drawn by:	D.Bishop	Date:	10/12/2008
File:			G:\AHWT\T2K\T2K_FEB64\Rev2\T2K FEB_Rev2 - Charge Division.SCHDOC
			5:10:21 PM






T2K FEB64 - Charge Division			
Revision	Drawing#	5	TRUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3
<b>2</b>	Sheet#	5 of 16	
Drawn by:	D.Bishop	Date:	10/12/2008
File:			G:\AHW\T2K\T2K_FEB64\Rev2\T2K FEB_Rev2 - Charge Division.SCHDOC
			5:10:21 PM





T2K FEB64 - Charge Division			
Revision	Drawing#	5	TRUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3
<b>2</b>	Sheet#	5 of 16	
Drawn by:	D.Bishop	Date:	10/12/2008
File:			G:\AHW\T2K\T2K_FEB64\Rev2\T2K FEB_Rev2 - Charge Division.SCHDOC
			5:10:21 PM






T2K FEB64 - Charge Division			
Revision	Drawing#	5	TRUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3
<b>2</b>	Sheet#	5 of 16	
Drawn by:	D.Bishop	Date:	10/12/2008
File:			G:\AHW\T2K\T2K_FEB64\Rev2\T2K FEB_Rev2 - Charge Division.SCHDOC
			5:10:22 PM




T2K FEB64 - Charge Division			
Revision	Drawing#	5	
<b>2</b>	Sheet#	5	of 16
	Size:	B	
Drawn by:	D.Bishop	Date:	10/12/2008
File:		G:\AHW\T2K\T2K_FEB64\Rev2\T2K FEB_Rev2 - Charge Division.SCHDOC	
TRUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3			
			5:10:22 PM



T2K FEB64 - Charge Division			
Revision	Drawing#	5	<b>TRUMF</b> 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3
<b>2</b>	Sheet#	5 of 16	
	Drawn by:	D.Bishop	
		Date:	10/12/2008
File:			G:\AHW\T2K\T2K_FEB64\Rev2\T2K FEB_Rev2 - Charge Division.SCHDOC
			5:10:22 PM

**BIAS\_SW**  
T2K FEB\_Rev2 - 8 Channel MOSFET Switch.SCHDOC



**Table 5a. Performance vs Gain in Normal Speed Mode (V<sub>CC</sub> = 5V, V<sub>REF</sub> = 5V)**

GAIN	1	4	8	16	32	64	128	256	UNIT
Input Span	±2.5	±0.625	±0.312	±0.156	±78m	±39m	±19.5m	±9.76m	V
LSB	38.1	9.54	4.77	2.38	1.19	0.595	0.298	0.149	µV
Noise Free Resolution*	65536	65536	65536	65536	65536	65536	32768	16384	Counts
Gain Error	5	5	5	5	5	5	5	8	ppm of FS
Offset Error	0.5	0.5	0.5	0.5	0.5	0.5	0.5	0.5	µV








FIGURE 6. Generating Output Offset Voltage.


DESIRED GAIN	R <sub>1</sub> (Ω)	R <sub>2</sub>    C <sub>2</sub> (Ω    µF)
0.1	400k	20k    5
0.2	400k	40k    2.5
0.5	400k	100k    1
1	400k	200k    0.5
2	200k	200k    0.5
5	80k	200k    0.5
10	40k	200k    0.5
20	20k	200k    0.5
50	8k	200k    0.5
100	4k	200k    0.5
200	2k	200k    0.5
500	2k	500k    0.2
1000	2k	1M    0.1
2000	2k	2M    0.05
5000	2k	5M    0.02
10000	2k	10M    0.01

FIGURE 1. Basic Connections. NOTE: Connections for INA327 differ—see Pin Configuration for detail.

**T2K FEB64 - BIAS Output x 64 / Voltage & Current Readback**

Revision	Drawing # 6	TRUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3
<b>2</b>	Sheet # 6 of 16	Size: B
Drawn by: D.Bishop	Date: 10/12/2008	

File: G:\AHWT\T2K\_FEB64\Rev2\T2K FEB\_Rev2 - BIAS Output.SchDoc 5:10:22 PM



### Electrical Characteristics ( $T_m = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
<b>Supply</b>						
$V_{IN}$	Supply voltage	8.0	-	450	V	*
$I_Q$	Quiescent supply current	-	-	50	$\mu\text{A}$	$V_{IN} = 8\text{V to } 450\text{V}, V_{SENSE} = 0\text{mV}$
<b>Input and Output</b>						
$R_{OUT}$	OUT pin output resistance	-	3.6	-	k $\Omega$	-
$V_{OUT}$	Output voltage	0	-	15	mV	$V_{SENSE} = 0\text{mV}$
		79	-	121		$V_{SENSE} = 100\text{mV}$
		177	-	223		$V_{SENSE} = 200\text{mV}$
		470	-	530		$V_{SENSE} = 500\text{mV}$
<b>Dynamic Characteristics</b>						
$t_{RISE}$	Output rise time, 10% to 90%	-	0.7	-	$\mu\text{s}$	$V_{SENSE}$ step 5mV to 500mV
		-	-	2.0		$V_{SENSE}$ step 0mV to 500mV
$t_{FALL}$	Output fall time, 90% to 10%	-	0.7	2.0	$\mu\text{s}$	$V_{SENSE}$ step 500mV to 0mV

Notes: 1. Referenced to GND  
 2.  $V_{SENSE} = V_{IN} - V_{LOAD}$   
 Values of parameters marked with a \* apply over the full temperature range

Supertex inc. - 1235 Bordeaux Drive, Sunnyvale, CA 94086 - Tel: (408) 222-8866 - FAX: (408) 222-4895 - www.supertex.com

### HV7800

#### Ordering Information

Device	Package Option
	5-Lead SOT-23
HV7800	HV7800K1-G

\*G indicates package is RoHS compliant (\*Green)



#### Absolute Maximum Ratings

Parameter	Value
$V_{IN}, V_{LOAD}^1$	-0.5V to +450V
$V_{OUT}^1$	-0.5V to +10V
$V_{SENSE}^2$	-0.5V to +5.0V
$I_{LOAD}$	$\pm 10\text{mA}$
Operating ambient temperature	-40°C to +85°C
Operating junction temperature	-40°C to +125°C
Storage temperature	-65°C to +150°C


Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

#### Thermal Resistance


Package	$\theta_{JA}$
5-Lead SOT-23	191°C/W

Note: Thermal testboard per JEDEC JESD51-7

#### Pin Configuration




#### Product Marking



### T2K FEB64 - BIAS Current Sense

Revision <b>2</b>	Drawing #	7	TRIUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3		
	Sheet #	7 of 16			Size: A
	Drawn by:	D.Bishop			Date: 10/12/2008
File:	G:\AHWT\T2K\T2K FEB64\Rev2\T2K FEB Rev2 - BIAS Current Sense.SchDoc			5:10:22 PM	



### Electrical Characteristics ( $T_m = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
<b>Supply</b>						
$V_{IN}$	Supply voltage	8.0	-	450	V	*
$I_Q$	Quiescent supply current	-	-	50	$\mu\text{A}$	$V_{IN} = 8\text{V to } 450\text{V}, V_{SENSE} = 0\text{mV}$
<b>Input and Output</b>						
$R_{OUT}$	OUT pin output resistance	-	3.6	-	k $\Omega$	-
$V_{OUT}$	Output voltage	0	-	15	mV	$V_{SENSE} = 0\text{mV}$
		79	-	121		$V_{SENSE} = 100\text{mV}$
		177	-	223		$V_{SENSE} = 200\text{mV}$
		470	-	530		$V_{SENSE} = 500\text{mV}$
<b>Dynamic Characteristics</b>						
$t_{RISE}$	Output rise time, 10% to 90%	-	0.7	-	$\mu\text{s}$	$V_{SENSE}$ step 5mV to 500mV
		-	-	2.0		$V_{SENSE}$ step 0mV to 500mV
$t_{FALL}$	Output fall time, 90% to 10%	-	0.7	2.0	$\mu\text{s}$	$V_{SENSE}$ step 500mV to 0mV

Notes: 1. Referenced to GND  
2.  $V_{SENSE} = V_{IN} - V_{LOAD}$   
Values of parameters marked with a \* apply over the full temperature range

Supertex Inc. - 1235 Bordeaux Drive, Sunnyvale, CA 94089 - Tel: (408) 222-8866 - FAX: (408) 222-4895 - www.supertex.com

### Ordering Information

Device	Package Option
	5-Lead SOT-23
HV7800	HV7800K1-G

\*G indicates package is RoHS compliant (\*Green)



### Absolute Maximum Ratings

Parameter	Value
$V_{IN}, V_{LOAD}^1$	-0.5V to +450V
$V_{OUT}^1$	-0.5V to +10V
$V_{SENSE}^2$	-0.5V to +5.0V
$I_{LOAD}$	$\pm 10\text{mA}$
Operating ambient temperature	-40°C to +85°C
Operating junction temperature	-40°C to +125°C
Storage temperature	-65°C to +150°C

Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.


### HV7800

### Thermal Resistance


Package	$\theta_{JA}$
5-Lead SOT-23	191°C/W

Note: Thermal testboard per JEDEC JESD51-7

### Pin Configuration




### Product Marking



### T2K FEB64 - BIAS Current Sense

Revision <b>2</b>	Drawing #	7	TRIUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3		
	Sheet #	7 of 16			Size: A
	Drawn by:	D.Bishop			Date: 10/12/2008
File:	G:\AHWT\T2K\T2K FEB64\Rev2\T2K FEB Rev2 - BIAS Current Sense.SchDoc			5:10:22 PM	



### Electrical Characteristics ( $T_m = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
<b>Supply</b>						
$V_{IN}$	Supply voltage	8.0	-	450	V	*
$I_Q$	Quiescent supply current	-	-	50	µA	$V_{IN} = 8\text{V to }450\text{V}, V_{SENSE} = 0\text{mV}$
<b>Input and Output</b>						
$R_{OUT}$	OUT pin output resistance	-	3.6	-	kΩ	-
$V_{OUT}$	Output voltage	0	-	15	mV	$V_{SENSE} = 0\text{mV}$
		79	-	121		$V_{SENSE} = 100\text{mV}$
		177	-	223		$V_{SENSE} = 200\text{mV}$
		470	-	530		$V_{SENSE} = 500\text{mV}$
<b>Dynamic Characteristics</b>						
$t_{RISE}$	Output rise time, 10% to 90%	-	0.7	-	µs	$V_{SENSE}$ step 5mV to 500mV
		-	-	2.0		$V_{SENSE}$ step 0mV to 500mV
$t_{FALL}$	Output fall time, 90% to 10%	-	0.7	2.0	µs	$V_{SENSE}$ step 500mV to 0mV

Notes: 1. Referenced to GND  
 2.  $V_{SENSE} = V_{IN} - V_{LOAD}$   
 Values of parameters marked with a \* apply over the full temperature range

Supertex Inc. • 1235 Bordeaux Drive, Sunnyvale, CA 94089 • Tel: (408) 222-8866 • FAX: (408) 222-4895 • www.supertex.com

### HV7800

#### Ordering Information

Device	Package Option
	5-Lead SOT-23
HV7800	HV7800K1-G

\*G indicates package is RoHS compliant (\*Green)



#### Absolute Maximum Ratings

Parameter	Value
$V_{IN}, V_{LOAD}^1$	-0.5V to +450V
$V_{OUT}^1$	-0.5V to +10V
$V_{SENSE}^2$	-0.5V to +5.0V
$I_{LOAD}$	±10mA
Operating ambient temperature	-40°C to +85°C
Operating junction temperature	-40°C to +125°C
Storage temperature	-65°C to +150°C


Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

#### Thermal Resistance


Package	$\theta_{JA}$
5-Lead SOT-23	191°C/W

Note: Thermal testboard per JEDEC JESD51-7

#### Pin Configuration




#### Product Marking



### T2K FEB64 - BIAS Current Sense

Revision <b>2</b>	Drawing # 7	TRIUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3		
	Sheet #: 7 of 16			Size: A
	Drawn by: D.Bishop			Date: 10/12/2008
File:	G:\AHWT\T2K1T2K_FEB64\Rev2\T2K FEB Rev2 - BIAS Current Sense.SchDoc		5:10:23 PM	





### Electrical Characteristics ( $T_m = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
<b>Supply</b>						
$V_{IN}$	Supply voltage	8.0	-	450	V	*
$I_Q$	Quiescent supply current	-	-	50	$\mu\text{A}$	$V_{IN} = 8\text{V to } 450\text{V}, V_{SENSE} = 0\text{mV}$
<b>Input and Output</b>						
$R_{OUT}$	OUT pin output resistance	-	3.6	-	k $\Omega$	-
$V_{OUT}$	Output voltage	0	-	15	mV	$V_{SENSE} = 0\text{mV}$
		79	-	121		$V_{SENSE} = 100\text{mV}$
		177	-	223		$V_{SENSE} = 200\text{mV}$
		470	-	530		$V_{SENSE} = 500\text{mV}$
<b>Dynamic Characteristics</b>						
$t_{RISE}$	Output rise time, 10% to 90%	-	0.7	-	$\mu\text{s}$	$V_{SENSE}$ step 5mV to 500mV
		-	-	2.0		$V_{SENSE}$ step 0mV to 500mV
$t_{FALL}$	Output fall time, 90% to 10%	-	0.7	2.0	$\mu\text{s}$	$V_{SENSE}$ step 500mV to 0mV

Notes: 1. Referenced to GND

2.  $V_{SENSE} = V_{IN} \cdot V_{LOAD}$   
Values of parameters marked with a \* apply over the full temperature range

Supertex inc. - 1235 Bordeaux Drive, Sunnyvale, CA 94089 - Tel: (408) 222-8866 - FAX: (408) 222-4895 - www.supertex.com

### HV7800

#### Ordering Information

Device	Package Option
	5-Lead SOT-23
HV7800	HV7800K1-G

\*G indicates package is RoHS compliant (\*Green)



#### Absolute Maximum Ratings

Parameter	Value
$V_{IN}, V_{LOAD}^1$	-0.5V to +450V
$V_{OUT}^1$	-0.5V to +10V
$V_{SENSE}^2$	-0.5V to +5.0V
$I_{LOAD}$	$\pm 10\text{mA}$
Operating ambient temperature	-40°C to +85°C
Operating junction temperature	-40°C to +125°C
Storage temperature	-65°C to +150°C


Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

#### Thermal Resistance


Package	$\theta_{JA}$
5-Lead SOT-23	191°C/W

Note: Thermal testboard per JEDEC JESD51-7

#### Pin Configuration




#### Product Marking



### T2K FEB64 - BIAS Current Sense

Revision <b>2</b>	Drawing #	7	TRIUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3		
	Sheet #	7 of 16			Size: A
	Drawn by:	D.Bishop			Date: 10/12/2008
File:	G:\AHWT\T2K\T2K FEB64\Rev2\T2K FEB Rev2 - BIAS Current Sense.SchDoc			5:10:23 PM	





### Electrical Characteristics ( $T_m = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
<b>Supply</b>						
$V_{IN}$	Supply voltage	8.0	-	450	V	*
$I_Q$	Quiescent supply current	-	-	50	$\mu\text{A}$	$V_{IN} = 8\text{V to } 450\text{V}, V_{SENSE} = 0\text{mV}$
<b>Input and Output</b>						
$R_{OUT}$	OUT pin output resistance	-	3.6	-	k $\Omega$	-
$V_{OUT}$	Output voltage	0	-	15	mV	$V_{SENSE} = 0\text{mV}$
		79	-	121		$V_{SENSE} = 100\text{mV}$
		177	-	223		$V_{SENSE} = 200\text{mV}$
		470	-	530		$V_{SENSE} = 500\text{mV}$
<b>Dynamic Characteristics</b>						
$t_{RISE}$	Output rise time, 10% to 90%	-	0.7	-	$\mu\text{s}$	$V_{SENSE}$ step 5mV to 500mV
		-	-	2.0		$V_{SENSE}$ step 0mV to 500mV
$t_{FALL}$	Output fall time, 90% to 10%	-	0.7	2.0	$\mu\text{s}$	$V_{SENSE}$ step 500mV to 0mV

Notes: 1. Referenced to GND  
 2.  $V_{SENSE} = V_{IN} - V_{LOAD}$   
 Values of parameters marked with a \* apply over the full temperature range

Supertex inc. - 1235 Bordeaux Drive, Sunnyvale, CA 94089 - Tel: (408) 222-8866 - FAX: (408) 222-4895 - www.supertex.com

### Ordering Information

Device	Package Option
	5-Lead SOT-23
HV7800	HV7800K1-G

\*G indicates package is RoHS compliant (\*Green)



### Absolute Maximum Ratings

Parameter	Value
$V_{IN}, V_{LOAD}^1$	-0.5V to +450V
$V_{OUT}^1$	-0.5V to +10V
$V_{SENSE}^2$	-0.5V to +5.0V
$I_{LOAD}$	$\pm 10\text{mA}$
Operating ambient temperature	-40°C to +85°C
Operating junction temperature	-40°C to +125°C
Storage temperature	-65°C to +150°C

Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.


### HV7800

### Thermal Resistance


Package	$\theta_{JA}$
5-Lead SOT-23	191°C/W

Note: Thermal testboard per JEDEC JESD51-7

### Pin Configuration




### Product Marking



### T2K FEB64 - BIAS Current Sense

Revision <b>2</b>	Drawing #	7	TRIUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3		
	Sheet #	7 of 16			Size: A
	Drawn by:	D.Bishop			Date:
File:	G:\AHWT\T2K1T2K_FEB64\Rev2\T2K FEB Rev2 - BIAS Current Sense.SchDoc			5:10:23 PM	



### Electrical Characteristics ( $T_a = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
<b>Supply</b>						
$V_{IN}$	Supply voltage	8.0	-	450	V	*
$I_Q$	Quiescent supply current	-	-	50	$\mu\text{A}$	$V_{IN} = 8\text{V to } 450\text{V}, V_{SENSE} = 0\text{mV}$
<b>Input and Output</b>						
$R_{OUT}$	OUT pin output resistance	-	3.6	-	k $\Omega$	-
$V_{OUT}$	Output voltage	0	-	15	mV	$V_{SENSE} = 0\text{mV}$
		79	-	121		$V_{SENSE} = 100\text{mV}$
		177	-	223		$V_{SENSE} = 200\text{mV}$
		470	-	530		$V_{SENSE} = 500\text{mV}$
<b>Dynamic Characteristics</b>						
$t_{RISE}$	Output rise time, 10% to 90%	-	0.7	-	$\mu\text{s}$	$V_{SENSE}$ step 5mV to 500mV $V_{SENSE}$ step 0mV to 500mV
$t_{FALL}$	Output fall time, 90% to 10%	-	0.7	2.0	$\mu\text{s}$	$V_{SENSE}$ step 500mV to 0mV

Notes: 1. Referenced to GND  
 2.  $V_{SENSE} = V_{IN} - V_{LOAD}$   
 Values of parameters marked with a \* apply over the full temperature range

Supertex inc. - 1235 Bordeaux Drive, Sunnyvale, CA 94089 - Tel: (408) 222-8866 - FAX: (408) 222-4895 - www.supertex.com

### HV7800

#### Ordering Information

Device	Package Option
	5-Lead SOT-23
HV7800	HV7800K1-G

\*G indicates package is RoHS compliant (\*Green)



#### Absolute Maximum Ratings

Parameter	Value
$V_{IN}, V_{LOAD}^1$	-0.5V to +450V
$V_{OUT}^1$	-0.5V to +10V
$V_{SENSE}^2$	-0.5V to +5.0V
$I_{LOAD}$	$\pm 10\text{mA}$
Operating ambient temperature	-40°C to +85°C
Operating junction temperature	-40°C to +125°C
Storage temperature	-65°C to +150°C


Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

#### Thermal Resistance


Package	$\theta_{JA}$
5-Lead SOT-23	191°C/W

Note: Thermal testboard per JEDEC JESD51-7

#### Pin Configuration




#### Product Marking



### T2K FEB64 - BIAS Current Sense

Revision <b>2</b>	Drawing # 7	TRIUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3		
	Sheet #: 7 of 16			Size: A
	Drawn by: D.Bishop			Date: 10/12/2008
File:	G:\AHWT\T2K1T2K_FEB64\Rev2\T2K_FEB_Rev2 - BIAS Current Sense.SchDoc		5:10:23 PM	



### Electrical Characteristics ( $T_a = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
<b>Supply</b>						
$V_{IN}$	Supply voltage	8.0	-	450	V	*
$I_Q$	Quiescent supply current	-	-	50	$\mu\text{A}$	$V_{IN} = 8\text{V to } 450\text{V}, V_{SENSE} = 0\text{mV}$
<b>Input and Output</b>						
$R_{OUT}$	OUT pin output resistance	-	3.6	-	k $\Omega$	-
$V_{OUT}$	Output voltage	0	-	15	mV	$V_{SENSE} = 0\text{mV}$
		79	-	121		$V_{SENSE} = 100\text{mV}$
		177	-	223		$V_{SENSE} = 200\text{mV}$
		470	-	530		$V_{SENSE} = 500\text{mV}$
<b>Dynamic Characteristics</b>						
$t_{RISE}$	Output rise time, 10% to 90%	-	0.7	-	$\mu\text{s}$	$V_{SENSE}$ step 5mV to 500mV
		-	-	2.0		$V_{SENSE}$ step 0mV to 500mV
$t_{FALL}$	Output fall time, 90% to 10%	-	0.7	2.0	$\mu\text{s}$	$V_{SENSE}$ step 500mV to 0mV

Notes: 1. Referenced to GND  
 2.  $V_{SENSE} = V_{IN} - V_{LOAD}$   
 Values of parameters marked with a \* apply over the full temperature range

Supertex inc. - 1235 Bordeaux Drive, Sunnyvale, CA 94089 - Tel: (408) 222-8866 - FAX: (408) 222-4895 - www.supertex.com

### HV7800

#### Ordering Information

Device	Package Option
	5-Lead SOT-23
HV7800	HV7800K1-G

\*G indicates package is RoHS compliant (\*Green)



#### Absolute Maximum Ratings

Parameter	Value
$V_{IN}, V_{LOAD}^1$	-0.5V to +450V
$V_{OUT}^1$	-0.5V to +10V
$V_{SENSE}^2$	-0.5V to +5.0V
$I_{LOAD}$	$\pm 10\text{mA}$
Operating ambient temperature	-40°C to +85°C
Operating junction temperature	-40°C to +125°C
Storage temperature	-65°C to +150°C


Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

#### Thermal Resistance


Package	$\theta_{JA}$
5-Lead SOT-23	191°C/W

Note: Thermal testboard per JEDEC JESD51-7

#### Pin Configuration




#### Product Marking



### T2K FEB64 - BIAS Current Sense

Revision <b>2</b>	Drawing # 7	TRIUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3		
	Sheet #: 7 of 16			Size: A
	Drawn by: D.Bishop			Date: 10/12/2008
File:	G:\AHWT\T2K\T2K FEB64\Rev2\T2K FEB Rev2 - BIAS Current Sense.SchDoc		5:10:23 PM	



### Electrical Characteristics ( $T_m = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Units	Conditions
<b>Supply</b>						
$V_{IN}$	Supply voltage	8.0	-	450	V	*
$I_Q$	Quiescent supply current	-	-	50	$\mu\text{A}$	$V_{IN} = 8\text{V to } 450\text{V}, V_{SENSE} = 0\text{mV}$
<b>Input and Output</b>						
$R_{OUT}$	OUT pin output resistance	-	3.6	-	k $\Omega$	-
$V_{OUT}$	Output voltage	0	-	15	mV	$V_{SENSE} = 0\text{mV}$
		79	-	121		$V_{SENSE} = 100\text{mV}$
		177	-	223		$V_{SENSE} = 200\text{mV}$
		470	-	530		$V_{SENSE} = 500\text{mV}$
<b>Dynamic Characteristics</b>						
$t_{RISE}$	Output rise time, 10% to 90%	-	0.7	-	$\mu\text{s}$	$V_{SENSE}$ step 5mV to 500mV $V_{SENSE}$ step 0mV to 500mV
$t_{FALL}$	Output fall time, 90% to 10%	-	0.7	2.0	$\mu\text{s}$	$V_{SENSE}$ step 500mV to 0mV

Notes: 1. Referenced to GND  
 2.  $V_{SENSE} = V_{IN} - V_{LOAD}$   
 Values of parameters marked with a \* apply over the full temperature range

Supertex inc. - 1235 Bordeaux Drive, Sunnyvale, CA 94089 - Tel: (408) 222-8866 - FAX: (408) 222-4895 - www.supertex.com

### HV7800

#### Ordering Information

Device	Package Option
	5-Lead SOT-23
HV7800	HV7800K1-G

\*G indicates package is RoHS compliant (\*Green)



#### Absolute Maximum Ratings

Parameter	Value
$V_{IN}, V_{LOAD}^1$	-0.5V to +450V
$V_{OUT}^1$	-0.5V to +10V
$V_{SENSE}^2$	-0.5V to +5.0V
$I_{LOAD}$	$\pm 10\text{mA}$
Operating ambient temperature	-40°C to +85°C
Operating junction temperature	-40°C to +125°C
Storage temperature	-65°C to +150°C


Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

#### Thermal Resistance


Package	$\theta_{JA}$
5-Lead SOT-23	191°C/W

Note: Thermal testboard per JEDEC JESD51-7

#### Pin Configuration
















#### Product Marking



### T2K FEB64 - BIAS Current Sense






Revision <b>2</b>	Drawing #	7	TRIUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3		
	Sheet #	7 of 16			Size: A
	Drawn by:	D.Bishop			Date: 10/12/2008
File:	G:\AHWT\T2K\T2K FEB64\Rev2\T2K FEB Rev2 - BIAS Current Sense.SchDoc			5:10:23 PM	



**T2K FEB64 - Backplane Connections**








Revision	Drawing # 8	TRUMF
2	Sheet # 8 of 16	4004 Westbrook Mall
Drawn by: Daryl Bishop	Date: 10/12/2008	Vancouver, B.C.
		Canada
		V6T 2A3

File: G:\AHW\T2K\T2K\_FEB64\Rev2\T2K FEB\_Rev2 - Backplane Connections.SCHDOC:10:23 PM



**FUNCTION TABLE**

IN	NC TO COM, COM TO NC	NO TO COM, COM TO NO
L	ON	OFF
H	OFF	ON



**TOP VIEW**

ORDER PART NUMBER	GN PART MARKING
LTC2600CGN	2600
LTC2600IGN	2600I
LTC2610CGN	2610
LTC2610IGN	2610I
LTC2620CGN	2620
LTC2620IGN	2620I

**Compatible Versions**

- LTC2610: 14Bits
- LTC2620: 12Bits
- LTC1660: 10Bits
- LTC1665: 8-Bits