







FPGA POWER PINS






FPGA GROUND PINS



FPGA BYPASS CAPS

FPGA CONFIG PINS





T2K_CMB - Crate Master Board (FPGA - Power and Config)


Revision	Drawing#	9	
B	Sheet#	9 of 14	
Drawn by:	C. Ohlmann	Date:	

4004 Wesbrook Mall
 Vancouver, B.C.
 Canada
 V6T 2A3


File: M:\development\Altium\Projects\T2K_CMB_RevB\FPGA_PowerConfigRocketIO.SchDoc 12:19:33 PM




T2K_CMB - Crate Master Board (1:4 LVDS Fanout)			
Revision	Drawing# 8	TRUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3	
B	Sheet# 8 of 14	Size: B	
	Drawn by: C. Ohlmann	Date: 18/12/2008	
File: M:\development\Altium\Projects\T2K_CMB_Rev\LVDSFanout1to4.SchDoc			12:19:33 PM





T2K_CMB - Crate Master Board (1:4 LVDS Fanout)



B	Revision	Drawing # 8	TRIUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3		
	Sheet #	8 of 14			Size: B
	Drawn by:	C. Ohlmann			Date: 18/12/2008
File: M:\development\Altium\Projects\T2K_CMB_Rev\LVDSFanout1to4.SchDoc				12:19:33 PM	




T2K_CMB - Crate Master Board (1:4 LVDS Fanout)



B	Revision	Drawing # 8	TRIUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3		
	Sheet #	8 of 14			Size: B
	Drawn by:	C. Ohlmann			Date: 18/12/2008
File: M:\development\Altium\Projects\T2K_CMB_Rev\LVDSFanout1to4.SchDoc				12:19:33 PM	







T2K_CMB - Crate Master Board (SRAM)






B	Revision	Drawing # 10	TRUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3	
	Sheet # 10 of 14	Size: B		
	Drawn by: C. Ohlmann	Date: 18/12/2008		
File: M:\development\Altium\Projects\T2K_CMB_RevB\MemorySRAM\SchDoc				12:19:34 PM






T2K_CMB - Crate Master Board (SRAM)


B	Revision	Drawing # 10	TRUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3		
	Sheet #	10 of 14			Size: B
	Drawn by:	C. Ohlmann			Date: 18/12/2008
File: M:\development\Altium\Projects\T2K_CMB_RevB\MemorySRAM\SchDoc				12:19:34 PM	







CLK_SEL
 Source Clock Select
 - Open Drain Output
 - 0 = Onboard Oscillator
 - 1 = R145 Clock







Cable Termination (Standard)



WHITE/orange
ORANGE/white
WHITE/green
BLUE/white
WHITE/blue
GREEN/white
WHITE/brown
BROWN/white






BackplaneConnections
BackplaneConnections.SchDoc

TimingMarkerAndTrigger
TimingMarkerAndTrigger.SchDoc





T2K_CMB - Crate Master Board			
Revision	Drawing#	1	TRUMF 4004 Wesbrook Mall Vancouver, B.C. Canada V6T 2A3
B	Sheet#	1 of 14	
	Size:	B	
	Drawn by:	C. Ohlmann	Date: 18/12/2008
File: M:\development\Altium\Projects\T2K_CMB_RevB\TopLevel.SchDoc			12:19:34 PM







T2K_CMB - Crate Master Board (Voltage Regulators)			
Revision	Drawing #	14	
B	Sheet #	14 of 14	Size: B
	Drawn by:	C. Ohlmann	Date: 18/12/2008
File: M:\development\Altium\Projects\T2K_CMB_RevB\VoltageRegulators.SchDoc			12:19:34 PM


TRUMF
4004 Wesbrook Mall
Vancouver, B.C.
Canada
V6T 2A3














MSCB and Global Signals




Light Pulser Board




Front-End Board 0




Front-End Board 1



Front-End Board 2





Front-End Board 3





T2K_CMB - Crate Master Board (Backplane Connections)

Revision	Drawing# 4	TRUMF 4004 Westbrook Mall Vancouver, B.C. Canada V6T 2A3
B	Sheet# 4 of 14	
Drawn by: C. Ohlmann	Date: 18/12/2008	
File: M:\development\Altium\Projects\T2K_CMB_RevB\BackplaneConnections.SchDoc		12:19:35 PM





CPLD JTAG Interface






3.3V IO

2.5V IO



32Mbit NOR FLASH



Bank Voltage = +3.3V

U8A

IO Pin	Function
IO_L01N_0/VRP_0	B24 FLASH SIS
IO_L01P_0/VRN_0	A24 FLASH BYTEn
IO_L02N_0	D21 FLASH D8
IO_L02P_0	C21 FLASH OEn
IO_L03N_0	E20 FLASH D0
IO_L03P_0	D20 FLASH D1
IO_L03P_0/VREF_0	F19 FLASH D10
IO_L05_0/No Pair	E19 FLASH D9
IO_L06N_0	E18 FLASH D4
IO_L06P_0	D19 FLASH D11
IO_L07N_0	C19 FLASH D2
IO_L07P_0	B19 FLASH WEn
IO_L08N_0	A19 WATCHDOG
IO_L08P_0	G18 FLASH A12
IO_L09N_0	F18 FLASH D12
IO_L09P_0/VREF_0	D18 FLASH D3
IO_L37N_0	C18 FLASH CEn
IO_L37P_0	G17
IO_L38N_0	H16 FLASH A10
IO_L38P_0	F17 FLASH D13
IO_L39N_0	F16 FLASH D14
IO_L39P_0	E17 FLASH A11
IO_L43N_0	D17 FLASH D5
IO_L43P_0	G16
IO_L44N_0	G15 FLASH D6
IO_L44P_0	E16
IO_L45N_0	D16 FLASH VPEN
IO_L45P_0/VREF_0	F15 FLASH A21
IO_L67N_0	E15 FLASH D15
IO_L67P_0	D15 FLASH D7
IO_L68N_0	C15 FLASH RPh
IO_L68P_0	H15 FLASH A9
IO_L69N_0	H14 FLASH A8
IO_L69P_0/VREF_0	G14
IO_L73N_0	F14 TX Fault
IO_L73P_0	E14 TX Disable
IO_L74N_0/GCLK7P	D14
IO_L74P_0/GCLK6S	C14
IO_L75N_0/GCLK5P	B14
IO_L75P_0/GCLK4S	A14

XC2VP7-7FF672C

Bank Voltage = +3.3V

U8B

IO Pin	Function
IO_L75N_1/GCLK3P	B13
IO_L75P_1/GCLK2S	C13
IO_L74N_1/GCLK1P	D13
IO_L74P_1/GCLK0S	E13
IO_L73N_1	F13
IO_L73P_1	G13
IO_L69N_1/VREF_1	H13 FLASH A7
IO_L69P_1	I12 FLASH A6
IO_L68N_1	J12 FAIL MODE1
IO_L68P_1	K12 FLASH A18
IO_L67N_1	L12 FLASH A19
IO_L67P_1	M12 FLASH A20
IO_L45N_1/VREF_1	N11 FAIL MODE0
IO_L45P_1	O11 FLASH A17
IO_L44N_1	P11
IO_L44P_1	Q11
IO_L43N_1	R10 FLASH A15
IO_L43P_1	S10 FLASH A16
IO_L39N_1	T10 FLASH A2
IO_L39P_1	U10 FLASH A3
IO_L38N_1	V10 FLASH A1
IO_L38P_1	W10
IO_L37N_1	X10
IO_L37P_1	Y10
IO_L09N_1/VREF_1	Z10
IO_L09P_1	AA8 LOS
IO_L08N_1	AB8 RateSelect
IO_L08P_1	AC8 FLASH A0
IO_L07N_1	AD8 FLASH A13
IO_L07P_1	AE8 FLASH A14
IO_L06N_1	AF8 FLASH A5
IO_L06P_1	AG8
IO_L05_1/No Pair	AH8 ModDef0
IO_L03N_1/VREF_1	AI8
IO_L03P_1	AK8 TX Disable
IO_L02N_1	AL8 TX Fault
IO_L02P_1	AM8 ModDef1
IO_L01N_1/VRP_1	AN8
IO_L01P_1/VRN_1	AO8 ModDef2

XC2VP7-7FF672C

Bank Voltage = +2.5V

U8C

IO Pin	Function
IO_L01N_2/VRP_2	C4 MI CLK
IO_L01P_2/VRN_2	D3 MI CEn
IO_L02N_2	E2 MI D17
IO_L02P_2	F1 MI D16
IO_L03N_2	G2 MI D15
IO_L03P_2	H1 MI D14
IO_L04N_2/VREF_2	I2 MI D13
IO_L04P_2	J1 MI D12
IO_L05N_2	K4 MI A16
IO_L05P_2	L3 MI A17
IO_L06N_2	M2 MI A19
IO_L06P_2	N1 MI D10
IO_L43N_2	O6 MI D18
IO_L43P_2	P5 MI D19
IO_L44N_2	Q4 MI D20
IO_L44P_2	R3 MI D9
IO_L45N_2	S1 MI ZZ
IO_L45P_2	T1 MI D8
IO_L46N_2/VREF_2	U6 MI A3
IO_L46P_2	V5 MI A2
IO_L47N_2	W4 MI A15
IO_L47P_2	X3 MI D22
IO_L48N_2	Y2 MI D7
IO_L48P_2	Z1 MI D6
IO_L49N_2	AA7 MI A13
IO_L49P_2	AB6 MI A14
IO_L50N_2	AC5 MI D21
IO_L50P_2	AD4 MI D23
IO_L51N_2	AE3 MI A4
IO_L51P_2	AF2 MI D5
IO_L52N_2/VREF_2	AG6 MI A18
IO_L52P_2	AH5 MI A5
IO_L53N_2	AI4 MI A1
IO_L53P_2	AK3 MI A1
IO_L54N_2	AL1 MI D4
IO_L54P_2	AM1 MI D3
IO_L55N_2	AN8 MI D24
IO_L55P_2	AO7 MI D25
IO_L56N_2	AP6 MI CENn
IO_L56P_2	AQ7 MI WEn
IO_L57N_2	AR6 MI A19
IO_L57P_2	AS5 MI A0
IO_L58N_2/VREF_2	AT4 MI OEn
IO_L58P_2	AV3 MI D26
IO_L59N_2	AW2 MI D2
IO_L59P_2	AX1 MI D1
IO_L60N_2	AY8 MI D29
IO_L60P_2	AZ8 MI D30
IO_L85N_2	BA6 MI D28
IO_L85P_2	BB5 MI D27
IO_L86N_2	BC4 MI A7
IO_L86P_2	BD3 MI A6
IO_L87N_2	BE2 MI D0
IO_L87P_2	BF1 MI A12
IO_L88N_2/VREF_2	BG7 MI BW1n
IO_L88P_2	BH6 MI BW0n
IO_L89N_2	BI5 MI A10
IO_L89P_2	BJ4 MI A9
IO_L90N_2	BK3 MI A8
IO_L90P_2	BL2 MI A11

XC2VP7-7FF672C

Bank Voltage = +2.5V

U8D

IO Pin	Function
IO_L90N_3	P2 M2 A18
IO_L90P_3	P3 M2 CENn
IO_L89N_3	Q4 M2 WEn
IO_L89P_3	R5 M2 CLK
IO_L88N_3	S6 M2 BW3n
IO_L88P_3	T7 M2 BW2n
IO_L87N_3/VREF_3	U1 M2 A15
IO_L87P_3	V2 M2 A14
IO_L86N_3	W3 M2 OEn
IO_L86P_3	X4 M2 LDn
IO_L85N_3	Y5 M2 D34
IO_L85P_3	Z6 M2 D33
IO_L60N_3	AA8 MI D31
IO_L60P_3	AB7 MI D32
IO_L59N_3	AC1 M2 A13
IO_L59P_3	AD2 M2 D17
IO_L58N_3	AE3 MI D35
IO_L58P_3	AF4 M2 A4
IO_L57N_3/VREF_3	AG5 M2 BW1n
IO_L57P_3	AH6 M2 BW0n
IO_L56N_3	AI7 M2 A3
IO_L56P_3	AJ8 M2 D18
IO_L55N_3	AK7 M2 D19
IO_L55P_3	AL6 M2 D16
IO_L54N_3	AM5 M2 D15
IO_L54P_3	AN4 M2 BW2n
IO_L53N_3	AO3 M2 BW3n
IO_L53P_3	AP2 M2 A5
IO_L52N_3	AQ1 M2 A1
IO_L52P_3	AR2 M2 D14
IO_L51N_3/VREF_3	AS3 M2 CEn
IO_L51P_3	AT4 M2 D20
IO_L50N_3	AV5 M2 D22
IO_L50P_3	AW6 M2 A19
IO_L49N_3	AX7 M2 A6
IO_L49P_3	AY1 M2 D13
IO_L48N_3	AZ2 M2 D12
IO_L48P_3	BA3 M2 D21
IO_L47N_3	BB4 M2 A0
IO_L47P_3	BC5 M2 A17
IO_L46N_3	BD6 M2 A16
IO_L46P_3	BE1 M2 D11
IO_L45N_3/VREF_3	BF7 M2 D10
IO_L45P_3	BG8 M2 D9
IO_L44N_3	BH4 M2 D23
IO_L44P_3	BI5 M2 D24
IO_L43N_3	BJ6 M2 D25
IO_L43P_3	BK7 M2 ZZ
IO_L06N_3	BL8 M2 D26
IO_L06P_3	BM9 M2 D8
IO_L05N_3	BN1 M2 D7
IO_L05P_3	BO2 M2 D6
IO_L04N_3	BP3 M2 D5
IO_L04P_3	BQ4 M2 D4
IO_L03N_3/VREF_3	BR5 M2 D3
IO_L03P_3	BS6 M2 D28
IO_L02N_3	BT7 M2 OEn
IO_L02P_3	BU8 M2 D2
IO_L01N_3/VRP_3	BV9 M2 ZZ
IO_L01P_3/VRN_3	BW1 M2 D1

XC2VP7-7FF672C

CFG RELOAD	CFG RELOAD
WATCHDOG	WATCHDOG
FAIL_MODE[1..0]	FAIL_MODE[1..0]

TX Fault	TX Fault
TX_Disable	TX_Disable
ModDef2	ModDef2
ModDef1	ModDef1
ModDef0	ModDef0
RateSelect	RateSelect
LOS	LOS

FLASH_A[21..0]	FLASH_A[21..0]
FLASH_D[15..0]	FLASH_D[15..0]
FLASH_SIS	FLASH_SIS
FLASH_CEn	FLASH_CEn
FLASH_OEn	FLASH_OEn
FLASH_WEn	FLASH_WEn
FLASH_VPEN	FLASH_VPEN
FLASH_RPh	FLASH_RPh
FLASH_BYTEn	FLASH_BYTEn

MI_A[19..0]	MI_A[19..0]
MI_D[35..0]	MI_D[35..0]

MI_LDn	MI_LDn
MI_CLK	MI_CLK
MI_CENn	MI_CENn
MI_CEn	MI_CEn
MI_OEn	MI_OEn
MI_WEn	MI_WEn
MI_ZZ	MI_ZZ
MI_BW0n	MI_BW0n
MI_BW1n	MI_BW1n
MI_BW2n	MI_BW2n
MI_BW3n	MI_BW3n

M2_A[19..0]	M2_A[19..0]
M2_D[35..0]	M2_D[35..0]


M2_LDn	M2_LDn
M2_CLK	M2_CLK
M2_CENn	M2_CENn
M2_CEn	M2_CEn
M2_OEn	M2_OEn
M2_WEn	M2_WEn
M2_ZZ	M2_ZZ
M2_BW0n	M2_BW0n
M2_BW1n	M2_BW1n
M2_BW2n	M2_BW2n
M2_BW3n	M2_BW3n

Bank Voltage = +2.5V

U8E

Table listing IO pins for Bank 4 (U8E) with columns for pin number, bank name, and signal name.

XC2VP7-7FF672C




Bank Voltage = +3.3V

U8F

Table listing IO pins for Bank 5 (U8F) with columns for pin number, bank name, and signal name.

XC2VP7-7FF672C




Bank Voltage = +3.3V

U8G

Table listing IO pins for Bank 6 (U8G) with columns for pin number, bank name, and signal name.

XC2VP7-7FF672C




Bank Voltage = +2.5V

U8H

Table listing IO pins for Bank 7 (U8H) with columns for pin number, bank name, and signal name.

XC2VP7-7FF672C

Light Pulser Board




Front-End Board 1

FEB_Connections




Front-End Board 0

FEB_Connections




Front-End Board 2

FEB_Connections



Front-End Board 3


FEB_Connections



T2K_CMB - Crate Master Board (FPGA - IO Bank 4-7)

Revision table containing drawing information: Revision B, Drawing # 7, Sheet # 7 of 14, Size: B, Drawn by: C. Ohlmann, Date: 18/12/2008, File: M:\development\Altium\Projects\T2K_CMB_RevB\FPGA_IOBank4-7.SchDoc, 12:19:36 PM.

T2K Crate Master Board
Rev. B
T2K FGD Electronics
October 2008



L8_BORTOM

ASUM Deserializers

P2
QMSS-64-01-H-D-DP-EM2

P1
QMSS-16-01-H-DP-EM2-PC4

JTAG
P3

TRIUMF

1

8